CS350: Operating Systems Lecture 11: I/O and Disks

Ali Mashtizadeh

University of Waterloo




1 Computer Bus and Device Architecture






4 Flash Storage

Memory and I/O buses



- CPU accesses physical memory over a bus
- Devices access memory over I/O bus with DMA
- Devices can appear to be a region of memory


Realistic PC architecture



What is memory?

- SRAM Static RAM
 - Like two NOT gates circularly wired input-to-output
 - 4–6 transistors per bit, actively holds its value
 - Very fast, used to cache slower memory
- DRAM Dynamic RAM
 - A capacitor + gate, holds charge to indicate bit value
 - 1 transistor per bit extremely dense storage
 - Charge leaks—need slow comparator to decide if bit 1 or 0
 - Must re-write charge after reading, and periodically refresh
- VRAM "Video RAM"
 - Dual ported, can write while someone else reads

What is I/O bus? E.g., PCI





1 Computer Bus and Device Architecture

2 Device Drivers

3 Disk Drives

4 Flash Storage

Communicating with a device

- Memory-mapped device registers
 - Certain physical addresses correspond to device registers
 - Load/store gets status/sends instructions not real memory
- Device memory device may have memory OS can write to directly on other side of I/O bus
- Special I/O instructions
 - Some CPUs (e.g., x86) have special I/O instructions
 - Like load & store, but asserts special I/O pin on CPU
 - OS can allow user-mode access to I/O ports with finer granularity than page
- DMA place instructions to card in main memory
 - Typically then need to "poke" card by writing to register
 - Overlaps unrelated computation with moving data over (typically slower than memory) I/O bus

Example: parallel port (LPT1)

• Simple hardware has three control registers:


D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
read/write data register (port 0×378)							

read-only status register (port 0x379)

-	-	-	IRQ	DSL	ĪNĪ	ALF	STR	
read/write control register (port 0×37a)								

• Every bit except IRQ corresponds to a pin on 25-pin connector:





[Wikipedia][Messmer]

Writing bit to parallel port [osdev]

```
void
sendbvte(uint8 t bvte)
ł
  /* Wait until \overline{BSY} bit is 1. */
  while ((inb (0x379) \& 0x80) == 0)
    delav():
  /* Put the byte we wish to send on pins D7-0. */
  outb(0x378, bvte):
  /*
   * Pulse STR (strobe) line to inform the printer
   * that a byte is available
   */
  uint8 t ctrlval = inb(0x37a);
  outb(0x37a, ctrlval | 0x01);
  delav();
  outb(0x37a, ctrlval);
}
```


Memory-mapped IO

- in/out instructions slow and clunky
 - Instruction format restricts what registers you can use
 - Only allows 2¹⁶ different port numbers
 - Per-range access control turns out not to be useful (any port access allows you to disable all interrupts)
- Devices can achieve same effect with physical addresses, e.g.:

volatile int32_t *device_control = (int32_t *)0xc00c0100; *device_control = 0x80; /* Write to control reg */ int32_t status = *device_control; /* Read status reg */


- OS must map physical to virtual addresses, ensure non-cachable
- Assign physical addresses at boot to avoid conflicts. PCI:
 - Slow/clunky way to access configuration registers on device
 - Use that to assign ranges of physical addresses to device

DMA buffers




- Idea: only use CPU to transfer control requests, not data
- Include list of buffer locations in main memory
 - Device reads list and accesses buffers through DMA
 - Descriptions sometimes allow for scatter/gather I/O

Example: Network Interface Card



- Link interface talks to wire/fiber/antenna
 - Typically does framing, link-layer CRC
- FIFOs on card provide small amount of buffering
- Bus interface logic uses DMA to move packets to and from buffers in main memory

Example: IDE disk read w. DMA



Driver architecture

- Device driver provides several entry points to kernel
 - Reset, ioctl, output, interrupt, read, write, strategy
- How should driver synchronize with card?
 - E.g., Need to know when transmit buffers free or packets arrive
 - Need to know when disk request complete
- One approach: *Polling*
 - Sent a packet? Loop asking card when buffer is free
 - Waiting to receive? Keep asking card if it has packet
 - Disk I/O? Keep looping until disk ready bit set
- Disadvantages of polling?

Driver architecture

- Device driver provides several entry points to kernel
 - Reset, ioctl, output, interrupt, read, write, strategy
- How should driver synchronize with card?
 - E.g., Need to know when transmit buffers free or packets arrive
 - Need to know when disk request complete
- One approach: *Polling*
 - Sent a packet? Loop asking card when buffer is free
 - Waiting to receive? Keep asking card if it has packet
 - Disk I/O? Keep looping until disk ready bit set
- Disadvantages of polling?
 - Can't use CPU for anything else while polling
 - Or schedule poll in future and do something else, but then high latency to receive packet or process disk block

Interrupt driven devices

- Instead, ask card to interrupt CPU on events
 - Interrupt handler runs at high priority
 - Asks card what happened (xmit buffer free, new packet)
 - This is what most general-purpose OSes do
- Bad under high network packet arrival rate
 - Packets can arrive faster than OS can process them
 - Interrupts are very expensive (context switch)
 - Interrupt handlers have high priority
 - In worst case, can spend 100% of time in interrupt handler and never make any progress receive livelock
 - Best: Adaptive switching between interrupts and polling
- Very good for disk requests
- Rest of today: Disks



- 1 Computer Bus and Device Architecture
- 2 Device Drivers
- 3 Disk Drives
- 4 Flash Storage

Anatomy of a disk [Ruemmler]

Stack of magnetic platters

- Rotate together on a central spindle @3,600-15,000 RPM
- Drive speed drifts slowly over time
- Can't predict rotational position after 100-200 revolutions
- Disk arm assembly
 - Arms rotate around pivot, all move together
 - Pivot offers some resistance to linear shocks
 - Arms contain disk heads-one for each recording surface
 - Heads read and write data to platters














Storage on a magnetic platter

- Platters divided into concentric tracks
- A stack of tracks of fixed radius is a cylinder
- · Heads record and sense data along cylinders
 - Significant fractions of encoded stream for error correction
- Generally only one head active at a time
 - Disks usually have one set of read-write circuitry
 - Must worry about cross-talk between channels
 - Hard to keep multiple heads exactly aligned

Cylinders, tracks, & sectors



Disk positioning system

- Position specified by <Cyl., Head, Sector>
- Each track is specified by the <Cyl.,Head> tuple
- Move head to specific track and keep it there
 - Resist physical shocks, imperfect tracks, etc.
- A *seek* consists of up to four phases:
 - speedup-accelerate arm to max speed or half way point
 - coast-at max speed (for long seeks)
 - slowdown-stops arm near destination
 - settle-adjusts head to actual desired track
- Very short seeks dominated by settle time (${\sim}1$ ms)
- Short (200-400 cyl.) seeks dominated by speedup
 - Accelerations of ~40g

Seek details

- Head switches comparable to short seeks
 - May also require head adjustment
 - Settles take longer for writes than for reads Why?

- Disk keeps table of pivot motor power
 - Maps seek distance to power and time
 - Disk interpolates over entries in table
 - Table set by periodic "thermal recalibration"
 - \blacktriangleright But, e.g., ${\sim}500$ ms recalibration every ${\sim}25$ min bad for AV
- "Average seek time" quoted can be many things
 - Time to seek 1/3 disk, 1/3 time to seek whole disk

Seek details

- Head switches comparable to short seeks
 - May also require head adjustment
 - Settles take longer for writes than for reads If read strays from track, catch error with checksum, retry If write strays, you've just clobbered some other track
- Disk keeps table of pivot motor power
 - Maps seek distance to power and time
 - Disk interpolates over entries in table
 - Table set by periodic "thermal recalibration"
 - \blacktriangleright But, e.g., ${\sim}500$ ms recalibration every ${\sim}25$ min bad for AV
- "Average seek time" quoted can be many things
 - ► Time to seek 1/3 disk, 1/3 time to seek whole disk

Transfer Time

Transfer Time = Seek Time + Rotational Delay + $\frac{DataSize}{MIN(Bus Speed, Max Read Speed)}$

• Max Read Speed is determined by how fast we read sectors off the platter:

Max Read Speed = $\frac{RPM}{60sec/min} \times$ Bytes per Sector × Sectors per Track

• *Rotational Delay* is how long it takes on average to rotate the platter into position (i.e. half a rotation of the platter).

Rotational Delay = $\frac{1}{2} \times \frac{60 \text{sec/min}}{\text{RPM}}$

Sectors - LBA Addressing

- Modern disk interfaces present linear array of sectors
 - Generally 512 bytes, written atomically (even if power failure)
- Disk maps logical sector #s to physical sectors
 - Zoning-puts more sectors on longer tracks
 - Track skewing-sector 0 pos. varies by track for sequential accesses
 - Sparing—flawed sectors remapped elsewhere
- OS doesn't know logical to physical sector mapping
 - Larger logical sector # difference means larger seek
 - Highly non-linear relationship (and depends on zone)
 - OS has no info on rotational positions
 - Can empirically build table to estimate times

Disk controller interface

- Disks connected by bus (e.g., IDE/ATA, SATA, SCSI, SAS)
 - Multiple devices may contend for bus
- Advanced interfaces support:
- Command queuing: Give disk multiple requests
 - Disk can schedule them using rotational information
 - OS can limit IO reordering
- Disk cache used for *read-ahead*
 - Otherwise, sequential reads would incur whole revolution
 - Cross track boundaries? Can't stop a head-switch
- Write caching
 - But data not stable—not suitable for all requests

Disk performance

- Placement & ordering of requests a huge issue
 - Sequential I/O much, much faster than random
 - Long seeks much slower than short ones
 - Power might fail any time, leaving inconsistent state
- Must be careful about order for crashes
 - More on this in next two lectures
- Try to achieve contiguous accesses where possible
 - E.g., make big chunks of individual files contiguous
- Try to order requests to minimize seek times
 - OS can only do this if it has a multiple requests to order
 - Requires disk I/O concurrency
 - High-performance apps try to maximize I/O concurrency
- Next: How to schedule concurrent requests



- 1 Computer Bus and Device Architecture
- 2 Device Drivers
- 3 Disk Drives
- 4 Flash Storage

Flash memory

- Today, people increasingly using flash memory
- Completely solid state (no moving parts)
 - Remembers data by storing charge
 - Lower power consumption and heat
 - No mechanical seek times to worry about
- Limited # overwrites possible
 - Blocks wear out after 10,000 (MLC) 100,000 (SLC) erases
 - Requires flash translation layer (FTL) to provide wear leveling, so repeated writes to logical block don't wear out physical block
 - FTL can seriously impact performance
 - In particular, random writes very expensive [Birrell]
- Limited durability
 - Charge wears out over time
 - Turn off device for a year, you can easily lose data

Types of flash memory

- NAND flash (most prevalent for storage)
 - Higher density (most used for storage)
 - Faster erase and write
 - More errors internally, so need error correction
- NOR flash
 - Faster reads in smaller data units
 - Can execute code straight out of NOR flash
 - Significantly slower erases
- Single-level cell (SLC) vs. Multi-level cell (MLC)
 - MLC encodes multiple bits in voltage level
 - MLC slower to write than SLC

NAND Flash Overview

- Flash device has 2112-byte pages
 - 2048 bytes of data + 64 bytes metadata & ECC
- Blocks contain 64 (SLC) or 128 (MLC) pages
- Blocks divided into 2–4 *planes*
 - All planes contend for same package pins
 - But can access their blocks in parallel to overlap latencies
- Can *read* one page at a time
 - Takes 25 μ S + time to get data off chip
- Must erase whole block before programming
 - Erase sets all bits to 1—very expensive (2 msec)

Programming pre-erased block requires moving data to internal buffer, then 200 (SLC)-800 (MLC) µs

Flash Characteristics [Caulfield'09]

	Parameter	SLC	MLC
	Density Per Die (GB)	4	8
	Page Size (Bytes)	2048+32	2048+64
	Block Size (Pages)	64	128
	Read Latency (μ s)	25	25
	Write Latency (μ s)	200	800
	Erase Latency (μ S)	2000	2000
40MHz, 16-b	oit bus Read b/w (MB/s)	75.8	75.8
	Program b/w (MB/s)	20.1	5.0
133MHz	Read b/w (MB/s)	126.4	126.4
	Program b/w (MB/s)	20.1	5.0