Virtual and Physical Addresses

- Physical addresses are provided directly by the machine.
 - one physical address space per machine
 - addresses typically range from 0 to some maximum, though some portions of this range are usually used by the OS and/or devices, and are not available for user processes
- Virtual addresses (or logical addresses) are addresses provided by the OS to processes.
 - one virtual address space per process
 - addresses typically start at zero, but not necessarily
 - space may consist of several *segments*
- Address translation (or address binding) means mapping virtual addresses to physical addresses.

CS350	Operating Systems	Winter 2005

Memory Management

Example 1: A Simple Address Translation Mechanism

- OS divides physical memory into partitions of different sizes.
- Each partition is made available by the OS as a possible virtual address space for processes.
- Properties:
 - virtual addresses are identical to physical addresses
 - address binding is performed by compiler, linker, or loader, not the OS
 - changing partitions means changing the virtual addresses in the application program
 - * by recompiling
 - * or by *relocating* if the compiler produces relocatable output
 - degree of multiprogramming is limited by the number of partitions
 - size of programs is limited by the size of the partitions

1





Example 3: Paging

- Each virtual address space is divided into fixed-size chunks called *pages*
- The physical address space is divided into *frames*. Frame size matches page size.
- OS maintains a *page table* for each process. Page table specifies the frame in which each of the process's pages is located.
- At run time, MMU translates virtual addresses to physical using the page table of the running process.
- Properties
 - simple physical memory management
 - virtual address space need not be physically contiguous in physical space after translation.





Memory	Aemory Management	
Physical Memory Allocation		
fixed a	llocation size:	
•	space tracking and placement are simple	
•	internal fragmentation	
variab	le allocation size:	
•	space tracking and placement more complex	
	- placement heuristics: first fit, best fit, worst fit	
•	external fragmentation	
CS350	Operating Systems	Winter 2005
Memory 1	Management	12
	Memory Protection	
• en ad	sure that each process accesses only the physical memory dress space is bound to.	that its virtual

- threat: virtual address is too large
- solution: MMU *limit register* checks each virtual address
 - * for simple dynamic relocation, limit register contains the maximum virtual address of the running process
 - * for paging, limit register contains the maximum page number of the running process
- MMU generates exception if the limit is exceeded
- restrict the use of some portions of an address space
 - example: read-only memory
 - approach (paging):
 - * include read-only flag in each page table entry
 - * MMU raises exception on attempt to write to a read-only page

Roles of the Operating System and the MMU (Summary)

• operating system:

- save/restore MMU state on context switches
- handle exceptions raised by the MMU
- manage and allocate physical memory
- MMU (hardware):
 - translate virtual addresses to physical addresses
 - check for protection violations
 - raise exceptions when necessary

Operating Systems

Winter 2005

14

13

Memory Management

Speed of Address Translation

- Execution of each machine instruction may involve one, two or more memory operations
 - one to fetch instruction
 - one or more for instruction operands
- Address translation through a page table adds one extra memory operation (for page table entry lookup) for each memory operation performed during instruction execution
 - Simple address translation through a page table can cut instruction execution rate in half.
 - More complex translation schemes (e.g., multi-level paging) are even more expensive.
- Solution: include a Translation Lookaside Buffer (TLB) in the MMU
 - TLB is a fast, fully associative address translation cache
 - TLB hit avoids page table lookup

TLB

- Each entry in the TLB contains a (page number, frame number) pair, plus copies of some or all of the page's protection bits, use bit, and dirty bit.
- If address translation can be accomplished using a TLB entry, access to the page table is avoided.
- TLB lookup is much faster than a memory access. TLB is an associative memory page numbers of all entries are checked simultaneously for a match. However, the TLB is typically small (10² to 10³ entries).
- Otherwise, translate through the page table, and add the resulting translation to the TLB, replacing an existing entry if necessary. In a *hardware controlled* TLB, this is done by the MMU. In a *software controlled* TLB, it is done by the kernel.
- On a context switch, the kernel must clear or invalidate the TLB. (Why?)

CS350	Operating Systems	Winter 2005
Memory Management		16

Segmentation

- An OS that supports segmentation (e.g., Multics, OS/2) can provide more than one address space to each process.
- The individual address spaces are called *segments*.
- A logical address consists of two parts:

(segment ID, address within segment)

- Each segment:
 - can grow or shrink independently of the other segments
 - has its own memory protection attributes
- For example, process could use separate segments for code, data, and stack.









An Address Space for the Kernel

Option 1: Kernel in physical space

- mechanism: disable MMU in system mode, enable it in user mode
- accessing process address spaces: OS must interpret process page tables
- OS must be entirely memory resident

Option 2: Kernel in separate logical space

- mechanism: MMU has separate state for user and system modes
- accessing process address spaces: difficult
- portions of the OS may be non-resident

Option 3: Kernel shares logical space with each process

- memory protection mechanism is used to isolate the OS
- accessing process address space: easy (process and kernel share the same address space)
- portions of the OS may be non-resident

 CS350
 Operating Systems
 Winter 2005

 Memory Management
 26

 Kernel (shared, protected)

 Free (shared, protected)

 Process 1 Process 1 Address Space

 Process 2 Address Space

